TRIBHUVAN UNIVERSITY

**PATAN MULTIPLE CAMPUS**

PATAN DHOKA, LALITPUR

**DIGITAL LOGIC (BIT 103)**

**LAB 6**

|  |  |
| --- | --- |
| **SUBMITTED BY** | **SUBMITTED TO** |
|  |  |
| NAME: SURESH DAHAL | JYOTI PRAKASH CHAUDHARY |
| CLASS: BIT – I / I |  |
| ROLL NO: 23 | ………………………… |
| DATE: 2080/12/13 | CHECKED BY |

**TITLE: IMPLEMENT THE FULL ADDER LOGIC CIRCUIT IN BOTH SOP AND POS WITH LOGIC DIAGRAM AND TRUTH TABLE.**

1. **OBJECTIVE**

* To implement full adder logic circuit in both SOP and POS with truth table and logic diagram.

1. **REQUIREMENTS**
   * 1. Digital Learning Kit and Simulator
     2. 6 OR gate, 3 NOT gates, 8 AND gates
     3. Connecting wires
     4. Interactive / Sequence generator as input
     5. LED as output
2. **THEORY**

* + - 1. **INTRODUCTION**

Full adder is a combinational logic circuit that forms the arithmetic sum of three input bits. It consists of three inputs and two outputs i.e. sum and carry. In this lab we are going to implement the full adder circuit in both SOP and POS to see working of full adder circuit with the help of a digital logic simulator.

* + - 1. **FOR SOP**
  1. **TRUTH TABLE**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **X** | **Y** | **Z** | **S** | **C** |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

**S = X’Y’Z + X’YZ’ + XY’Z’ + XYZ**

**C = X’YZ + XY’Z + XYZ**

* 1. **K-MAP**
     1. **FOR SUM**

**Y’Z’ Y’Z YZ YZ’**

**X’**


**X**

|  |  |  |  |
| --- | --- | --- | --- |
|  | **1** |  | **1** |
| **1** |  | **1** |  |

**SIMPLIFIED LOGIC EXPRESSION**

**S = X’Y’Z + X’YZ’ + XY’Z’ + XYZ**

**CIRCUIT DIAGRAM**

****

* + 1. **FOR CARRY**

**Y’Z’ Y’Z YZ YZ’**

**X’**


**X**

|  |  |  |  |
| --- | --- | --- | --- |
|  |  | **1** |  |
|  | **1** | **1** | **1** |

**SIMPLIFIED LOGIC EXPRESSION**

**C = XZ + YZ + XY**

**CIRCUIT DIAGRAM**

****

1. **FOR POS**

**S = (X+Y+Z) (X’+Y’+Z’) (X’+Y+Z’) (X’+Y’+Z)**

**C = (X+Y+Z) (X+Y+Z’) (X+Y’+Z) (X’+Y+Z)**

* 1. **K-MAP FOR SUM**

**Y’Z’ Y’Z YZ YZ’**

**X’**


**X**

|  |  |  |  |
| --- | --- | --- | --- |
| **0** |  | **0** |  |
|  | **0** |  | **0** |

**SIMPLIFIED EXPRESSION**

**S = (X+Y+Z) (X’+Y’+Z’) (X’+Y+Z’) (X’+Y’+Z)**

**CIRCUIT DIAGRAM**

****

* 1. **K-MAP FOR CARRY**

**Y’Z’ Y’Z YZ YZ’**

**X’**


**X**

|  |  |  |  |
| --- | --- | --- | --- |
| **0** | **0** |  | **0** |
| **0** |  |  |  |

**SIMPLIFIED EXPRESSION**

**C = (X+Z) (Y+Z) (X+Y)**

**CIRCUIT DIAGRAM**

****

**d. CONCLUSION**

In this lab, we learned to implement full adder logic circuit in both SOP and POS with the help of the digital logic simulator software and verified its output with the truth table.